Abstract

We benchmark surface code and repetition code implementations on 5 commercial superconducting quantum processors. Logical error rates per cycle range from 3.1e-3 to 8.7e-3, with threshold fidelities between 98.4-99.2%. Gate crosstalk is identified as the dominant error mechanism. A dynamical decoupling mitigation strategy reduces logical error rates by 38% without hardware modifications.